NI 5441 Specifications

NI PXI-5441 16-Bit 100 MS/s Arbitrary Waveform Generator with Onboard Signal Processing (OSP)

Unless otherwise noted, the following conditions were used for each specification:

- Analog Filter enabled.
- DAC Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50 Ω.
- Direct Path set to 1 V_{pk-pk}, Low-Gain Amplifier Path set to 2 V_{pk-pk}, and High-Gain Amplifier Path set to 12 V_{pk-pk}.
- Sample clock set to 100 MS/s.

Typical values are representative of an average unit operating at room temperature (25 °C ± 3 °C). Specifications are subject to change without notice. For the most recent NI 5441 specifications, visit `ni.com/manuals`.

To access all the NI 5441 documentation, including the *NI Signal Generators Getting Started Guide*, which contains functional descriptions of the NI 5441 signals, navigate to **Start»Programs»National Instruments»NI-FGEN»Documentation**.

Hot Surface If the NI 5441 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5441 to cool before removing it from the chassis.

Contents

NATIONAL INSTRUMENTS

CH 0
(Channel 0 Analog Output, Front Panel Connector)

Specification	Value	Comments
Number of Channels	1	—
Connector	SMB (jack)	—
Output Voltage Characteristics		
Output Paths	1. The software-selectable Main Output Path setting provides full-scale voltages from 12.00 V_{pk-pk} to 5.64 mV_{pk-pk} into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output Path is selected, depending on the Gain attribute. 2. The software-selectable Direct Path is optimized for IF applications and provides full-scale voltages from 1.000 V_{pk-pk} to 0.707 V_{pk-pk}.	—
DAC Resolution	16 bits	—

<table>
<tr><th>Specification</th><th colspan="4">Value</th><th>Comments</th></tr>
<tr><td colspan="6">Amplitude and Offset</td></tr>
<tr><td rowspan="10">Amplitude Range</td><td rowspan="2">Path</td><td rowspan="2">Load</td><td colspan="2">Amplitude (V_{pk-pk})</td><td rowspan="10">1. Amplitude values assume the full scale of the DAC is utilized. If an amplitude smaller than the minimum value is desired, then waveforms less than full scale of the DAC can be used.
2. NI-FGEN compensates for user-specified</td></tr>
<tr><td>Minimum Value</td><td>Maximum Value</td></tr>
<tr><td rowspan="3">Direct</td><td>50 Ω</td><td>0.707</td><td>1.00</td></tr>
<tr><td>1 kΩ</td><td>1.35</td><td>1.91</td></tr>
<tr><td>Open</td><td>1.41</td><td>2.00</td></tr>
<tr><td rowspan="3">Low-Gain Amplifier</td><td>50 Ω</td><td>0.00564</td><td>2.00</td></tr>
<tr><td>1 kΩ</td><td>0.0107</td><td>3.81</td></tr>
<tr><td>Open</td><td>0.0113</td><td>4.00</td></tr>
<tr><td rowspan="3">High-Gain Amplifier</td><td>50 Ω</td><td>0.0338</td><td>12.0</td></tr>
<tr><td>1 kΩ</td><td>0.0644</td><td>22.9</td></tr>
<tr><td>Open</td><td>0.0676</td><td>24.0</td></tr>
<tr><td>Amplitude Resolution</td><td colspan="4">3 digits</td><td>—</td></tr>
<tr><td>Offset Range</td><td colspan="4">Span of ±25% of Amplitude Range with increments <0.0014% of Amplitude Range.</td><td>Not available on the Direct Path.</td></tr>
<tr><td colspan="6">Maximum Output Voltage</td></tr>
<tr><td rowspan="10">Maximum Output Voltage</td><td>Path</td><td>Load</td><td colspan="2">Maximum Output Voltage (V_{pk-pk})</td><td rowspan="10">The Maximum Output Voltage of the NI 5441 is determined by the Amplitude Range and the Offset Range.</td></tr>
<tr><td rowspan="3">Direct</td><td>50 Ω</td><td colspan="2">±0.500</td></tr>
<tr><td>1 kΩ</td><td colspan="2">±0.953</td></tr>
<tr><td>Open</td><td colspan="2">±1.000</td></tr>
<tr><td rowspan="3">Low-Gain Amplifier</td><td>50 Ω</td><td colspan="2">±1.000</td></tr>
<tr><td>1 kΩ</td><td colspan="2">±1.905</td></tr>
<tr><td>Open</td><td colspan="2">±2.000</td></tr>
<tr><td rowspan="3">High-Gain Amplifier</td><td>50 Ω</td><td colspan="2">±6.000</td></tr>
<tr><td>1 kΩ</td><td colspan="2">±11.43</td></tr>
<tr><td>Open</td><td colspan="2">±12.00</td></tr>
</table>

Specification	Value	Comments
Accuracy		
DC Accuracy	For the Low-Gain or High-Gain Amplifier Path: ±0.2% of Amplitude ± 0.05% of Offset ± 500 µV (within ±10 °C of self-calibration temperature) ±0.4% of Amplitude ± 0.05% of Offset ± 1 mV (0 °C to 55 °C)	All paths are calibrated for amplitude and gain errors. The Low-Gain and High-Gain Amplifier Paths also are calibrated for offset errors.
	For the Direct Path: Gain Accuracy: ±0.2% (within ±10 °C of self-calibration temperature) Gain Accuracy: ±0.4% (0 °C to 55 °C) DC Error: ±30 mV (0 °C to 55 °C)	
AC Amplitude Accuracy	±1.0% of Amplitude ± 1 mV	50 kHz sine wave.
Output Characteristics		
Output Impedance	50 Ω nominal or 75 Ω nominal, software-selectable.	—
Load Impedance Compensation	Output amplitude is compensated for user-specified load impedances.	—
Output Coupling	DC	—
Output Enable	Software-selectable. When disabled, CH 0 out is terminated with a 1 W resistor with a value equal to the selected output impedance.	—
Maximum Output Overload	The CH 0 output can be connected to a 50 Ω, ±12 V (±8 V for the Direct Path) source without sustaining any damage. No damage occurs if the CH 0 output is shorted to ground indefinitely.	—
Waveform Summing	The CH 0 output supports waveform summing among similar paths—specifically, the outputs of multiple NI 5441 signal generators can be connected together.	—

Specification	Value			Comments
Frequency and Transient Response				
Bandwidth	43 MHz			Measured at –3 dB.
DAC Digital Interpolation Filter	Software-selectable Finite Impulse Response (FIR) filter. Available interpolation factors are 2, 4, or 8.			Refer to the *Onboard Signal Processing* section for OSP Interpolation.
Analog Filter	Software-selectable 7-pole elliptical filter for image suppression.			Available only on Low-Gain Amplifier and High-Gain Amplifier Paths.
Passband Flatness	Path			—
	Direct	Low-Gain Amplifiers	High-Gain Amplifiers	
	+0.6 dB to –0.4 dB 100 Hz to 40 MHz	+0.5 dB to –1.0 dB 100 Hz to 20 MHz	+0.5 dB to –1.2 dB 100 Hz to 20 MHz	
Pulse Response	Path			Analog Filter and DAC Interpolation Filter disabled.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
Rise/Fall Time	<5 ns	<8 ns	<10 ns	
Aberration	<10%	<5%	<5%	



Figure 1. Normalized Passband Flatness, Direct Path



Figure 2. Pulse Response, Low-Gain Amplifier Path 50 Ω Load



Figure 3. Frequency Response of Direct Path, 100 MS/s, 1x DAC Interpolation

Note Above 50 MHz, the response is the image response.

Specification	Value			Comments
Suggested Maximum Frequencies for Common Functions				
Function	Path			Disable the Analog Filter and the DAC Interpolation Filter for Square, Ramp, and Triangle. * Direct Path is optimized for the frequency domain.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
Sine	43 MHz	43 MHz	43 MHz	
Square	Not recommended*	25 MHz	12.5 MHz	
Ramp	Not recommended*	5 MHz	5 MHz	
Triangle	Not recommended*	5 MHz	5 MHz	
Spectral Characteristics				
Signal to Noise and Distortion (SINAD)	Path			Amplitude –1 dBFS. Measured from DC to 50 MHz. SINAD at low amplitudes is limited by a –148 dBm/Hz noise floor.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
1 MHz	64 dB	66 dB	63 dB	
10 MHz	61 dB	60 dB	47 dB	
20 MHz	57 dB	56 dB	42 dB	
30 MHz	60 dB	62 dB	62 dB	
40 MHz	60 dB	62 dB	62 dB	
43 MHz	58 dB	60 dB	55 dB	

Specification	Value			Comments
Spurious-Free Dynamic Range (SFDR) with Harmonics	Path			Amplitude –1 dBFS. Measured from DC to 50 MHz. Also called harmonic distortion. SFDR with harmonics at low amplitudes is limited by a –148 dBm/Hz noise floor. All values are typical and include aliased harmonics.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
1 MHz	–76 dBc	–71 dBc	–58 dBc	
10 MHz	–68 dBc	–64 dBc	–47 dBc	
20 MHz	–60 dBc	–57 dBc	–42 dBc	
30 MHz	–73 dBc	–73 dBc	–74 dBc	
40 MHz	–76 dBc	–73 dBc	–74 dBc	
43 MHz	–78 dBc	–75 dBc	–59 dBc	
SFDR without Harmonics	Path			Amplitude –1 dBFS. Measured from DC to 50 MHz. SFDR without harmonics at low amplitudes is limited by a –148 dBm/Hz noise floor. All values are typical and include aliased harmonics.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
1 MHz	–88 dBFS	–91 dBFS	–91 dBFS	
10 MHz	–87 dBFS	–89 dBFS	–91 dBFS	
20 MHz	–80 dBFS	–89 dBFS	–89 dBFS	
30 MHz	–73 dBFS	–73 dBFS	–74 dBFS	
40 MHz	–76 dBFS	–73 dBFS	–74 dBFS	
43 MHz	–78 dBFS	–75 dBFS	–60 dBFS	

Specification	Value			Comments
0 °C to 40 °C Total Harmonic Distortion (THD)	Path			Amplitude –1 dBFS. Includes the 2nd through the 6th harmonic.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
20 kHz	–77 dBc (typical)	–77 dBc (typical)	–77 dBc (typical)	
1 MHz	–75 dBc (typical)	–70 dBc (typical)	–62 dBc (typical)	
5 MHz	–68 dBc	–68 dBc	–55 dBc	
10 MHz	–65 dBc	–61 dBc	–46 dBc	
20 MHz	–55 dBc	–53 dBc	–40 dBc	
30 MHz	–50 dBc	–48 dBc	–38 dBc	
40 MHz	–48 dBc	–46 dBc	–34 dBc	
43 MHz	–47 dBc	–45 dBc	–33 dBc	
0 °C to 55 °C THD	Path			Amplitude –1 dBFS. Includes the 2nd through the 6th harmonic.
	Direct	Low-Gain Amplifier	High-Gain Amplifier	
20 kHz	–76 dBc (typical)	–76 dBc (typical)	–76 dBc (typical)	
1 MHz	–74 dBc (typical)	–69 dBc (typical)	–61 dBc (typical)	
5 MHz	–67 dBc	–67 dBc	–54 dBc	
10 MHz	–63 dBc	–60 dBc	–45 dBc	
20 MHz	–54 dBc	–52 dBc	–39 dBc	
30 MHz	–48 dBc	–46 dBc	–36 dBc	
40 MHz	–46 dBc	–41 dBc	–32 dBc	
43 MHz	–45 dBc	–41 dBc	–31 dBc	

Specification	Value					Comments
Spectral Characteristics (Continued)						
Average Noise Density	Path	Amplitude Range		Average Noise Density			Average Noise Density at small amplitudes is limited by a –148 dBm/Hz noise floor.
		V_{pk-pk}	dBm	$\frac{nV}{\sqrt{Hz}}$	dBm/Hz	dBFS/Hz	
	Direct	1	4.0	18	–142	–146.0	
	Low Gain	0.06	–20.4	9	–148	–127.6	
	Low Gain	0.1	–16.0	9	–148	–132.0	
	Low Gain	0.4	–4.0	13	–145	–141.0	
	Low Gain	1	4.0	18	–142	–146.0	
	Low Gain	2	10.0	35	–136	–146.0	
	High Gain	4	16.0	71	–130	–146.0	
	High Gain	12	25.6	213	–120	–145.6	



Figure 4. 10 MHz Single-Tone Spectrum, Direct Path, 100 MS/s, DAC Interpolation Factor Set to 4

Note The noise floor in Figure 4 is limited by the measurement device. Refer to the *Average Noise Density* specifications.



Figure 5. 10 MHz Single-Tone Spectrum, Low-Gain Amplifier Path, 100 MS/s, DAC Interpolation Factor Set to 4

Note The noise floor in Figure 5 is limited by the measurement device. Refer to the *Average Noise Density* specifications.



Figure 6. Direct Path, 2-Tone Spectrum (Typical)

Note The noise floor in Figure 6 is limited by the measurement device. Refer to the *Average Noise Density* specifications.

Sample Clock

Specification	Value	Comments
Sources	1. Internal, Divide-by-*N* (*N* ≥ 1) 2. Internal, DDS-based, High-Resolution 3. External, CLK IN (SMB front panel connector) 4. External, DDC CLK IN (DIGITAL DATA & CONTROL front panel connector) 5. External, PXI Star trigger (backplane connector) 6. External, PXI_Trig<0..7> (backplane connector)	Refer to the *Onboard Clock* section for more information about internal clock sources.

<table>
<tr><th>Specification</th><th colspan="3">Value</th><th>Comments</th></tr>
<tr><td colspan="5">Sample Rate Range and Resolution</td></tr>
<tr><td>Sample Clock Source</td><td>Sample Rate Range</td><td colspan="2">Sample Rate Resolution</td><td rowspan="6">—</td></tr>
<tr><td>Divide-by-N</td><td>23.84 S/s to 100 MS/s</td><td colspan="2">Settable to (100 MS/s) / N (1 ≤ N ≤ 4,194,304)</td></tr>
<tr><td>High Resolution</td><td>10 S/s to 100 MS/s</td><td colspan="2">1.06 µHz</td></tr>
<tr><td>CLK IN</td><td>200 kS/s to 105 MS/s</td><td colspan="2" rowspan="3">Resolution determined by external clock source.
External Sample Clock duty cycle tolerance 40% to 60%.</td></tr>
<tr><td>DDC CLK IN</td><td>10 S/s to 105 MS/s</td></tr>
<tr><td>PXI Star Trigger</td><td>10 S/s to 105 MS/s</td></tr>
<tr><td>PXI_Trig<0..7></td><td>10 S/s to 20 MS/s</td><td colspan="2"></td></tr>
<tr><td colspan="5">DAC Effective Sample Rate</td></tr>
<tr><td rowspan="5"></td><td>Sample Rate (MS/s)</td><td>DAC Interpolation Factor</td><td>Effective Sample Rate</td><td rowspan="5">DAC Effective Sample Rate = (DAC Interpolation Factor) × (Sample Rate)
Refer to the Onboard Signal Processing section for OSP Interpolation.</td></tr>
<tr><td>10 S/s to 105 MS/s</td><td>1 (Off)</td><td>10 S/s to 105 MS/s</td></tr>
<tr><td>12.5 MS/s to 105 MS/s</td><td>2</td><td>25 MS/s to 210 MS/s</td></tr>
<tr><td>10 MS/s to 100 MS/s</td><td>4</td><td>40 MS/s to 400 MS/s</td></tr>
<tr><td>10 MS/s to 50 MS/s</td><td>8</td><td>80 MS/s to 400 MS/s</td></tr>
<tr><td colspan="5">Sample Clock Delay Range and Resolution</td></tr>
<tr><td>Sample Clock Source</td><td>Delay Adjustment Range</td><td colspan="2">Delay Adjustment Resolution</td><td rowspan="3">—</td></tr>
<tr><td>Divide-by-N</td><td>±1 sample clock period</td><td colspan="2"><10 ps</td></tr>
<tr><td>High-Resolution</td><td>±1 sample clock period</td><td colspan="2">Sample Clock Period/16,384</td></tr>
<tr><td>External (all)</td><td>0 ns to 7.6 ns</td><td colspan="2"><15 ps</td></tr>
</table>

Specification	Value				Comments
System Phase Noise and Jitter (10 MHz Carrier)					
Sample Clock Source	System Phase Noise Density (dBc/Hz) Offset			System Output Jitter (Integrated from 100 Hz to 100 kHz)	1. High-Resolution specifications increase as the Sample Rate is decreased. 2. PXI Star trigger specification is valid when the Sample Clock Source is locked to PXI_CLK10.
	100 Hz	1 kHz	10 kHz		
Divide-by-*N*	–110	–131	–137	<1.0 ps rms	
High-Resolution[1]	–114	–126	–126	<4.0 ps rms	
CLK IN	–113	–132	–135	<1.1 ps rms	
PXI Star Trigger[2]	–115	–118	–130	<3.0 ps rms	
External Sample Clock Input Jitter Tolerance	Cycle-Cycle Jitter ±300 ps Period Jitter ±1 ns				—
Sample Clock Exporting					
Exported Sample Clock Destinations	1. PFI<0..1> (SMB front panel connectors) 2. DDC CLK OUT (DIGITAL DATA & CONTROL front panel connector) 3. PXI_Trig<0..7> (backplane connector)				Exported Sample Clocks can be divided by integer *K* ($1 \le K \le 4{,}194{,}304$).
Exported Sample Clock Destinations	Maximum Frequency	Jitter (Typical)	Duty Cycle		—
PFI<0..1>	105 MHz	PFI 0: 6 ps rms PFI 1: 12 ps rms	25% to 65%		
DDC CLK OUT	105 MHz	40 ps rms	40% to 60%		
PXI_Trig<0..7>	20 MHz	—	—		

Onboard Clock
(Internal VCXO)

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference Clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	—
Frequency Accuracy	±25 ppm	—

Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	1. PXI_CLK10 (backplane connector) 2. CLK IN (SMB front panel connector)	The PLL Reference Clock provides the reference frequency for the PLL.
Frequency Accuracy	When using the PLL, the Frequency Accuracy of the NI 5441 is solely dependent on the Frequency Accuracy of the PLL Reference Clock Source.	—
Lock Time	Typical: 70 ms. Maximum: 200 ms.	—
Frequency Range	5 MHz to 20 MHz in increments of 1 MHz. Default of 10 MHz. The PLL Reference Clock Frequency has to be accurate to ±50 ppm.	—
Duty Cycle Range	40% to 60%	—
Exported PLL Reference Clock Destinations	1. PFI<0..1> (SMB front panel connectors) 2. PXI_Trig<0..7> (backplane connector)	—

CLK IN
(Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	—
Destinations	1. Sample Clock 2. PLL Reference Clock	—
Frequency Range	1 MHz to 105 MHz (Sample Clock destination and sine waves) 200 kHz to 105 MHz (Sample Clock destination and square waves) 5 MHz to 20 MHz (PLL Reference Clock destination)	—
Input Voltage Range	Sine wave: 0.65 V_{pk-pk} to 2.8 V_{pk-pk} into 50 Ω (0 dBm to +13 dBm) Square wave: 0.2 V_{pk-pk} to 2.8 V_{pk-pk} into 50 Ω	—
Maximum Input Overload	±10 V	—
Input Impedance	50 Ω	—
Input Coupling	AC	—

PFI 0 and PFI 1
(Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments
Connectors	Two SMB (jacks)	—
Direction	Bidirectional	—
Frequency Range	DC to 105 MHz	—
As an Input (Trigger)		
Destinations	Start Trigger	—
Maximum Input Overload	–2 V to +7 V	—
V_{IH}	2.0 V	—
V_{IL}	0.8 V	—
Input Impedance	1 kΩ	—
As an Output (Event)		
Sources	1. Sample Clock divided by integer K ($1 \le K \le 4{,}194{,}304$) 2. Sample Clock Timebase (100 MHz) divided by integer M ($2 \le M \le 4{,}194{,}304$) 3. PLL Reference Clock 4. Marker 5. Exported Start Trigger (Out Start Trigger)	—
Output Impedance	50 Ω	—
Maximum Output Overload	–2 V to +7 V	—
V_{OH}	Minimum: 2.9 V (open load), 1.4 V (50 Ω load)	Output drivers are +3.3 V TTL compatible. Measured with a 1 m cable.
V_{OL}	Maximum: 0.2 V (open load), 0.2 V (50 Ω load)	
Rise/Fall Time	≤2.0 ns	Load of 10 pF.

DIGITAL DATA & CONTROL (DDC)
Optional Front Panel Connector

Specification	Value			Comments
Connector Type	68-pin VHDCI female receptacle			—
Number of Data Output Signals	16			—
Control Signals	1. DDC CLK OUT (clock output) 2. DDC CLK IN (clock input) 3. PFI 2 (input) 4. PFI 3 (input) 5. PFI 4 (output) 6. PFI 5 (output)			—
Ground	23 pins			—
Output Signal Characteristics (Includes Data Outputs, DDC CLK OUT, and PFI<4..5>)				
Signal Type	LVDS (Low-Voltage Differential Signal)			—
Signal Characteristics	Minimum	Typical	Maximum	1. Tested with 100 Ω differential load. 2. Measured at the front panel. 3. Load capacitance <15 pF. 4. Driver and receiver comply with ANSI/TIA/EIA-644.
V_{OH}	—	1.3 V	1.7 V	
V_{OL}	0.8 V	1.0 V	—	
Differential Output Voltage	0.25 V	—	0.45 V	
Output Common-Mode Voltage	1.125 V	—	1.375 V	
Differential Pulse Skew (skew within a differential pair)	—	—	0.6 ns	
Rise/Fall Time	—	0.5 ns	1.6 ns	

Specification	Value		Comments
Output Signal Characteristics (Continued)			
Output Skew	Typical: 1 ns, maximum 2 ns. Skew between any two outputs on the DIGITAL DATA & CONTROL front panel connector.		—
Output Enable/Disable	Controlled through the software on all Data Output Signals and Control Signals collectively. When disabled, the outputs go to a high-impedance state.		—
Maximum Output Overload	–0.3 V to +3.9 V		—
Input Signal Characteristics (Includes DDC CLK IN and PFI<2..3>)			
Signal Type	LVDS (Low-Voltage Differential Signal)		—
Input Differential Impedance	100 Ω		—
Maximum Output Overload	–0.3 V to +3.9 V		—
Signal Characteristics	Minimum	Maximum	—
Differential Input Voltage	0.1 V	0.5 V	
Input Common Mode Voltage	0.2 V	2.2 V	
DDC CLK OUT			
Clocking Format	Data outputs and markers change on the falling edge of DDC CLK OUT.		—
Frequency Range	Refer to the *Sample Clock* section for more information.		—
Duty Cycle	40% to 60%		—
Jitter	40 ps rms		—

Specification	Value	Comments
DDC CLK IN		
Clocking Format	DDC Data Output signals change on the rising edge of DDC CLK IN.	—
Frequency Range	10 Hz to 105 MHz	—
Input Duty Cycle Tolerance	40% to 60%	—
Input Jitter Tolerances	300 ps pk-pk of Cycle-Cycle Jitter, and 1 ns rms of Period Jitter.	—

Start Trigger

Specification	Value	Comments
Sources	1. PFI<0..1> (SMB front panel connectors) 2. PFI<2..3> (DIGITAL DATA & CONTROL front panel connector) 3. PXI_Trig<0..7> (backplane connector) 4. PXI Star trigger (backplane connector) 5. Software (use function call) 6. Immediate (does not wait for a trigger). Default.	—
Modes	1. Single 2. Continuous 3. Stepped 4. Burst	—
Edge Detection	Rising	—
Minimum Pulse Width	25 ns. Refer to the t_{s1} documentation in the *NI Signal Generators Help* by navigating to **NI Signal Generators Help»Devices»NI 5441»Triggering»Trigger Timing**.	—

<table>
<tr><th>Specification</th><th colspan="2">Value</th><th>Comments</th></tr>
<tr><td rowspan="5">Delay from Start Trigger to CH 0 Analog Output with OSP Disabled.</td><td>DAC Interpolation Factor</td><td>Typical Delay</td><td rowspan="5">Refer to the t_{s2} documentation in the NI Signal Generators Help by navigating to NI Signal Generators Help»Devices»NI 5441»Triggering»Trigger Timing.</td></tr>
<tr><td>Digital Interpolation Filter disabled.</td><td>44 Sample Clock Periods + 110 ns</td></tr>
<tr><td>2</td><td>58 Sample Clock Periods + 110 ns</td></tr>
<tr><td>4</td><td>64 Sample Clock Periods + 110 ns</td></tr>
<tr><td>8</td><td>65 Sample Clock Periods + 110 ns</td></tr>
<tr><td>Delay from Start Trigger to Digital Data Output with OSP Disabled.</td><td colspan="2">40 Sample Clock periods + 110 ns.</td><td>—</td></tr>
<tr><td>Additional Delay for Function Generator Mode.</td><td colspan="2">Add 33 Sample Clock Periods
(Applicable to Delay from Start Trigger to CH0 Analog Output and Delay from Start Trigger to Digital Data Output.)</td><td>—</td></tr>
<tr><td>Additional Delay with OSP Enabled.</td><td colspan="2">Add 70 Sample Clock Periods for Real data processing mode
Add 73 Sample Clock Periods for Complex data processing mode.
(Applicable to Delay from Start Trigger to CH0 Analog Output and Delay from Start Trigger to Digital Data Output.)</td><td>FIR and CIC filters enabled.</td></tr>
<tr><td colspan="4">Trigger Exporting</td></tr>
<tr><td>Exported Trigger Destinations</td><td colspan="2">A signal used as a trigger can be routed out to any destination listed in the Destinations specification of the Markers section.</td><td>—</td></tr>
<tr><td>Exported Trigger Delay</td><td colspan="2">65 ns (typical). Refer to the t_{s3} documentation in the NI Signal Generators Help by navigating to NI Signal Generators Help»Devices»NI 5441»Triggering»Trigger Timing.</td><td>—</td></tr>
<tr><td>Exported Trigger Pulse Width</td><td colspan="2">>150 ns. Refer to the t_{s4} documentation in the NI Signal Generators Help by navigating to NI Signal Generators Help»Devices»NI 5441»Triggering»Trigger Timing.</td><td>—</td></tr>
</table>

Markers

<table>
<tr><th>Specification</th><th colspan="3">Value</th><th>Comments</th></tr>
<tr><td>Destinations</td><td colspan="3">1. PFI<0..1> (SMB front panel connectors)
2. PFI<4..5> (DIGITAL DATA & CONTROL front panel connector)
3. PXI_Trig<0..6> (backplane connector)</td><td>—</td></tr>
<tr><td>Quantity</td><td colspan="3">One Marker per Segment.</td><td>—</td></tr>
<tr><td>Quantum</td><td colspan="3">Marker position must be placed at an integer multiple of four samples (two samples for Complex (IQ) data).</td><td>—</td></tr>
<tr><td>Width</td><td colspan="3">>150 ns. Refer to the t_{m2} documentation in the NI Signal Generators Help by navigating to NI Signal Generators Help»Devices»NI 5441»Waveform Generation»Marker Events.</td><td>—</td></tr>
<tr><td rowspan="4">Skew</td><td>Destination</td><td>With Respect to Analog Output</td><td>With Respect to Digital Data Output</td><td rowspan="4">Refer to the t_{m1} documentation in the NI Signal Generators Help by navigating to NI Signal Generators Help»Devices»NI 5441»Waveform Generation»Marker Events.</td></tr>
<tr><td>PFI<0..1></td><td>±2 Sample Clock Periods</td><td>N/A</td></tr>
<tr><td>PFI<4..5></td><td>N/A</td><td><2 ns</td></tr>
<tr><td>PXI_Trig<0..6></td><td>±2 Sample Clock Periods</td><td>N/A</td></tr>
<tr><td>Jitter</td><td colspan="3">20 ps rms</td><td>—</td></tr>
</table>

Arbitrary Waveform Generation Mode

Specification	Value			Comments
Memory Usage	The NI 5441 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			For more information, refer to the *NI Signal Generators Help* by navigating to **NI Signal Generators Help» Programming» NI-TClk Synchronization Help**.
Onboard Memory Size	32 MB option: 33,554,432 bytes	256 MB option: 268,435,456 bytes	512 MB option: 536,870,912 bytes	—
Output Modes	Arbitrary Waveform mode and Arbitrary Sequence mode			—
Arbitrary Waveform Mode	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.			—
Arbitrary Sequence Mode	In Arbitrary Sequence mode, a sequence directs the NI 5441 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.			—

<table>
<tr><th>Specification</th><th colspan="3">Value</th><th>Comments</th></tr>
<tr><td rowspan="8">Minimum Waveform Size (Samples)</td><td>Trigger Mode</td><td>Arbitrary Waveform Mode</td><td>Arbitrary Sequence Mode</td><td rowspan="8">The Minimum Waveform Size is sample rate dependent in Arbitrary Sequence mode.
For Complex (IQ) data Minimum Waveform Size is halved.</td></tr>
<tr><td>Single</td><td>16</td><td>16</td></tr>
<tr><td rowspan="2">Continuous</td><td rowspan="2">16</td><td>96 @ >50 MS/s</td></tr>
<tr><td>32 @ ≤50 MS/s</td></tr>
<tr><td rowspan="2">Stepped</td><td rowspan="2">32</td><td>96 @ >50 MS/s</td></tr>
<tr><td>32 @ ≤50 MS/s</td></tr>
<tr><td rowspan="2">Burst</td><td rowspan="2">16</td><td>512 @ >50 MS/s</td></tr>
<tr><td>256 @ ≤50 MS/s</td></tr>
<tr><td>Loop Count</td><td colspan="3">1 to 16,777,215.
Burst trigger: Unlimited</td><td>—</td></tr>
<tr><td>Quantum</td><td colspan="3">Waveform size must be an integer multiple of four samples (two samples for Complex (IQ) data).</td><td>—</td></tr>
<tr><td colspan="5">Memory Limits</td></tr>
<tr><td></td><td>32 MB Option</td><td>256 MB Option</td><td>512 MB Option</td><td rowspan="2">All trigger modes except where noted.
For Complex (IQ) data Maximum Waveform Memory is halved.</td></tr>
<tr><td>Arbitrary Waveform Mode, Maximum Waveform Memory</td><td>16,777,088 Samples</td><td>134,217,600 Samples</td><td>268,435,328 Samples</td></tr>
<tr><td>Arbitrary Sequence Mode, Maximum Waveform Memory</td><td>16,777,008 Samples</td><td>134,217,520 Samples</td><td>268,435,200 Samples</td><td>Condition: One or two segments in a sequence.
For Complex (IQ) data Maximum Waveform Memory is halved.</td></tr>
</table>

Specification	Value			Comments
Memory Limits (Continued)				
Arbitrary Sequence Mode, Maximum Waveforms	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	4,194,000 Burst trigger: 524,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	6,708,000 Burst trigger: 4,180,000	Condition: Waveform memory is <4,000 samples. (<2,000 samples for Complex (IQ) Data.)
Waveform Play Times				
	32 MB	256 MB	512 MB	
Maximum Play Time, Sample Rate = 100 MS/s, OSP Disabled	0.16 seconds	1.34 seconds	2.68 seconds	Single Trigger Mode. Play Times can be significantly extended by using Continuous, Stepped, or Burst Trigger Modes. For Complex (IQ) Mode the Play Times are halved.
Maximum Play Time, IQ Rate = 1 MS/s, Real Mode, OSP Enabled	16 seconds	2 minutes and 14 seconds	4 minutes and 28 seconds	
Maximum Play Time, IQ Rate = 100 kS/s, Real Mode, OSP Enabled	2 minutes and 47 seconds	22 minutes and 22 seconds	44 minutes and 43 seconds	

Function Generation Mode

Specification	Value		Comments
Standard Waveforms and Maximum Frequencies	Waveform	Maximum Frequency	—
	Sine	43 MHz	
	Square	25 MHz	
	Triangle	5 MHz	
	Ramp Up	5 MHz	
	Ramp Down	5 MHz	
	DC	—	
	Noise (Pseudo-Random)	5 MHz	
	User Defined	43 MHz	
Memory Size	65,536 Samples for 1/4 symmetric waveforms (Example: Sine) 16, 384 Samples for non-1/4 symmetric waveforms (Example: Ramp)		16-bit samples. User Defined Waveforms must be exactly 16,384 samples.
Frequency Resolution	355 nHz		—
Phase Resolution	0.0055º		—



Figure 7. Onboard Signal Processing Block Diagram

Specification	Value	Comments
IQ Rate		
OSP Interpolation Range	12 to 512 (Multiples of 2) 512 to 1,024 (Multiples of 4) 1,024 to 2,048 (Multiples of 8) (OSP Interpolation = FIR Interpolation × CIC Interpolation)	Total NI PXI-5441 Interpolation = OSP Interpolation × DAC Interpolation.
IQ Rate	Sample Rate/OSP Interpolation (Lower IQ Rates are possible by either lowering the sample rate or doing software interpolation)	Example: For a Sample Rate of 100 MS/s, IQ Rate Range = 48.8 kS/s to 8.3 MS/s
Data Processing Modes	1. Real (I path only) 2. Complex (IQ)	—
Pre-Filter Gain and Offset		
Pre-Filter Gain and Offset Resolution	18 Bits	—
Pre-Filter Gain Range	–2.0 to +2.0 (Values < |1| attenuate User Data)	Unitless

Specification	Value	Comments
Pre-Filter Offset Range	–1.0 to +1.0	Applied after Pre-Filter Gain
Output	Output = (User Data × Pre-Filter Gain) + Pre-Filter Offset (–1 ≤ Output ≤ +1)	Pre-Filter Output
FIR (Finite Impulse Response) Filter		
Filter Length	95 Taps	The FIR Filter is used to pulse shape the IQ Data and to compensate for the CIC Filter roll-off.
Coefficient Width	17 bits (–1 to +1)	
Filter Symmetry	Symmetric	
Interpolation Range	2, 4, or 8	
Coefficients	Automatically generated by NI-FGEN (refer to *FIR Filter Types*) or Custom Coefficients provided by the user	

Specification	Value			Comments
FIR Filter Types				
Filter Type	Parameter	Minimum	Maximum	—
Custom	—	—	—	Coefficients are provided by the user.
Flat	Passband	0.1	0.43	Lowpass Filter that minimizes ripple to: IQ Rate × Passband.
Gaussian	BT	0.1	0.9	—
Raised Cosine	Alpha	0.1	0.9	
Root Raised Cosine	Alpha	0.1	0.9	
CIC (Cascaded Integrator-Comb) Filter				
Size	6 Stages			The CIC Filter does the majority of the interpolation in the OSP.
Interpolation Range	6 ≤ Interpolation ≤ 256 (integers)			
NCO (Numerically Controlled Oscillator)				
Frequency Range	1 mHz to (0.43 × Sample Rate)			—
Frequency Resolution	Sample Rate / 2^{48}			Example: 355 nHz with a Sample Rate of 100 MS/s
I and Q Phase Resolution	0.0055º			—
Phase Quantization	16 bits			Look-Up Table Address Width
Tuning Speed	1 ms			—

Specification	Value				Comments
Modulation Performance (Typical)					
Modulation Configuration	Measurement Type	FIR Interpolation			—
		2	4	8	
GSM Physical Layer[1]	MER (Modulation Error Ratio)	46 dB	47 dB	42 dB	Direct Path (4 dBm Peak), 25 MHz Carrier
	EVM (Error Vector Magnitude)	<0.5 % rms	<0.5 % rms	<0.8 % rms	
W-CDMA Physical Layer[2]	MER (Modulation Error Ratio)	46 dB	39 dB	—	Direct Path (4 dBm Peak), 25 MHz Carrier, ACPR Measurement BW = 4 MHz & Channel Spacing = 5 MHz
	EVM (Error Vector Magnitude)	<0.5 % rms	<1.0 % rms	—	
	ACPR (Adjacent Channel Power Ratio) (External Sample Clock)	65 dBc	68 dBc	—	
	ACPR (Adjacent Channel Power Ratio) (High-Resolution Sample Clock)	61 dBc	61 dBc	—	
DVB Physical Layer[3]	MER (Modulation Error Ratio)	43 dB	—	—	Direct Path (4 dBm Peak), 25 MHz Carrier, ACPR Measurement BW = 7.96 MHz & Channel Spacing = 8 MHz
	EVM (Error Vector Magnitude)	<0.6 % rms	—	—	
	ACPR (Adjacent Channel Power Ratio) (External Sample Clock)	48 dBc	—	—	
	ACPR (Adjacent Channel Power Ratio) (High-Resolution Sample Clock)	47 dBc	—	—	

[1] OSP Enabled. IQ Rate = 1.083 MS/s, 4 Samples/Symbol. FIR Filter Type = Flat, Passband = 0.4. MSK modulation: Software Pulse Shaping and Phase Accumulation, 270.833 kS/s, Gaussian, BT = 0.3. PN Sequence Order = 14.

[2] OSP Enabled. IQ Rate = 3.84 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.22. QPSK. PN Sequence Order = 15.

[3] OSP Enabled. IQ Rate = 6.92 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.15. 32 QAM Modulation. PN Sequence Order = 15.

Specification	Value			Comments
Digital Performance				
Maximum NCO Spur	< –90 dBc			Full-Scale Output
FIR Interpolation	IQ Rate Range (with 100 MS/s Sample Clock Rate)	OSP Out of Band Suppression	OSP Passband Ripple	—
2	195 kS/s to 8.33 MS/s	63 dB	0 to –0.08 dB	FIR Filter Type = Flat. Passband = 0.4. Ripple Measurement to 0.4 × IQ Rate. Stop Band Suppression from 0.6 × IQ Rate.
4	97.6 kS/s to 4.16 MS/s	74 dB	0 to –0.08 dB	
8	48.8 kS/s to 2.08 MS/s	40 dB	0 to –0.8 dB	



Figure 8. GSM Physical Layer[1]
External Sample Clocking = 99.665 MHz



Figure 9. GSM Physical Layer[1]
Internal (High Resolution) Sample Clocking = 99.665 MHz
Additional artifacts are due to High Resolution Clock spurs.

[1] OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 1.083 MS/s, 4 Samples/Symbol. FIR Filter Type = Flat, Passband = 0.4. Software MSK modulation: 270.833 kS/s, Gaussian, BT = 0.3. PN Sequence Order = 14.



Figure 10. CDMA 2000 Physical Layer[1]
External Sample Clocking = 98.304 MHz



Figure 11. CDMA 2000 Physical Layer[1]
Internal (High Resolution) Sample Clocking = 98.304 MHz
Additional artifacts are due to High Resolution Clock spurs.

[1] OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 1.2288 MS/s, 1 Sample/Symbol. FIR Filter Type = Custom Flat Filter with Passband = 0.48. QPSK. PN Sequence Order = 15.



Figure 12. W-CDMA Physical Layer[1]
External Sample Clocking = 92.16 MHz



Figure 13. W-CDMA Physical Layer[1]
Internal (High Resolution) Sample Clocking = 92.16 MHz
Additional artifacts are due to High Resolution Clock spurs.

[1] OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 3.84 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.22. QPSK. PN Sequence Order = 15.



Figure 14. DVB Physical Layer[1]
External Sample Clocking = 96.88 MHz
Artifacts at 15 and 35 MHz are due to 2x FIR Interpolation aliasing.



Figure 15. DVB Physical Layer[1]
Internal (High Resolution) Sample Clocking = 96.88 MHz
Artifact at 10 MHz is due to CLK IN feed-through.
Additional artifacts are due to High Resolution Clock spurs.

[1] OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 6.92 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.15. 32 QAM Modulation. PN Sequence Order = 15.

Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	—
External Calibration	The External Calibration calibrates the VCXO, voltage reference, output impedance, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	—
Calibration Interval	Specifications valid within 2 years of External Calibration.	—
Warm-up Time	15 minutes	—

Power

Specification	Typical Operation	Overload Operation	Comments
+3.3 VDC	1.9 A	2.7 A	Typical. Overload operation occurs when CH 0 is shorted to ground.
+5 VDC	2.2 A	2.4 A	
+12 VDC	0.46 A	0.5 A	
–12 VDC	0.01 A	0.01 A	
Total Power	22.9 W	27.0 W	

Software

Specification	Value	Comments
Driver Software	NI-FGEN 2.3 or later version. NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5441. NI-FGEN provides application programming interfaces for many development environments.	—
Application Software	NI-FGEN provides programming interfaces for the following application development environments: • LabVIEW • LabWindows™/CVI™ • Measurement Studio • Microsoft Visual C++ .NET • Microsoft Visual C/C++ • Microsoft Visual Basic	—
Interactive Control and Configuration Software	NI provides several options for interactively controlling and configuring the NI 5441: • NI Signal Express • FGEN Soft Front panel • NI Measurement & Automation Explorer (MAX)	—

Environment

NI PXI-5441 Environment

Note To ensure that the NI PXI-5441 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5441 kit. The NI PXI-5441 is intended for indoor use only.

Specifications	Value	Comments
Operating Temperature	0 ºC to +55 ºC in all NI PXI chassis except the following: 0 ºC to +45 ºC when installed in an NI PXI-101*x* or NI PXI-1000B chassis. Meets IEC-60068-2-1 and IEC-60068-2-2.	—
Storage Temperature	–25 ºC to +85 ºC. Meets IEC-60068-2-1 and IEC-60068-2-2.	—
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	—
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	—
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	—
Operating Vibration	5 Hz to 500 Hz, 0.31 g_{rms}. Meets IEC-60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 Hz to 500 Hz, 2.46 g_{rms}. Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	—
Altitude	2,000 meter maximum (at 25 °C ambient temperature)	—
Pollution Degree	2	—

Safety, Electromagnetic Compatibility, and CE Compliance

Specification	Value	Comments
Safety	The NI 5441 meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: • IEC 61010-1, EN 61010-1 • UL 61010-1 • CAN/CSA-C22.2 No. 61010-1	For UL and other safety certifications, refer to the product label or visit `ni.com/certification`.
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	—
Immunity	EN 61326:1997 + A2:2001, Table 1	—
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant. For EMC compliance, operate this device with shielded cabling.	—
This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:		
Low-Voltage Directive (safety)	73/23/EEC	—
Electromagnetic Compatibility Directive (EMC)	89/336/EEC	—
Note: Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit `ni.com/certification`, search by model number or product line, and click the appropriate link in the Certification column.		

Physical

Specification	Value		Comments
Dimensions	3U, One Slot, PXI/cPCI Module 2.0 × 13.0 × 21.6 cm (0.8 × 5.1 × 8.5 in)		—
Weight	345 g (12.1 oz)		—
Front Panel Connectors			
Label	Function(s)	Connector Type	—
CH 0	Analog Output	SMB (jack)	
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)	
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle	
Front Panel LED Indicators			
Label	Function		For more information, refer to the *NI Signal Generators Help.*
ACCESS LED	The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5441 to the controller.		
ACTIVE LED	The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5441.		
Included Cable			
	1 (NI part number 763541-01), 50 Ω, BNC Male to SMB Plug, RG223/U, Double Shielded, 1 m cable.		—

Technical Support Resources

NI Web Support

National Instruments Web support is your first stop for help in solving installation, configuration, and application problems and questions. Online problem-solving and diagnostic resources include frequently asked questions, knowledge bases, product-specific troubleshooting wizards, manuals, drivers, software updates, and more. Web support is available through the Technical Support section of `ni.com`.

Worldwide Support

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. You can access our branch office Web sites from the Worldwide Offices section of `ni.com`. Branch office Web sites provide up-to-date contact information, support phone numbers, email addresses, and current events.

If you have searched the technical support resources on our Web site and still cannot find the answers you need, contact your local office or National Instruments corporate. For telephone support in the United States, dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 0 662 45 79 90 0,
Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599,
Canada 800 433 3488, China 86 21 6555 7838,
Czech Republic 420 224 235 774, Denmark 45 45 76 26 00,
Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24,
Germany 49 0 89 741 31 30, India 91 80 51190000,
Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970,
Korea 82 02 3451 3400, Lebanon 961 0 1 33 28 28,
Malaysia 1800 887710, Mexico 01 800 010 0793,
Netherlands 31 0 348 433 466, New Zealand 0800 553 322,
Norway 47 0 66 90 76 60, Poland 48 22 3390150,
Portugal 351 210 311 210, Russia 7 095 783 68 51,
Singapore 1800 226 5886, Slovenia 386 3 425 4200,
South Africa 27 0 11 805 8197, Spain 34 91 640 0085,
Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51,
Taiwan 886 02 2377 2222, Thailand 662 992 7519,
United Kingdom 44 0 1635 523545

373846A-01 Feb05